

PATENT
ATTORNEY DOCKET NO.: 049128-5147

UNITED STATES PATENT APPLICATION

of

Dai Yun LEE

Han Sang Lee

and

Sang Soo HAN

for

ELECTRO-LUMINESCENCE DISPLAY DEVICE AND DRIVING APPARATUS THEREOF

[0001] The present invention claims the benefit of Korean Patent Application No. 2003-100844 filed in Korea on December 30, 2003 and Korean Patent Application No. 2003-99938 filed in Korea on December 30, 2003, which are hereby incorporated by reference.

BACKGROUND OF THE INVENTION

Field of the Invention

[0002] This invention relates to an electro-luminescence display (ELD), and more particularly to the driving of an electro-luminescence display device.

Description of the Related Art

[0003] Flat panel display devices have the advantages of reduced weight and reduced bulk over cathode ray tube (CRT) devices. Such flat panel display devices include a liquid crystal display (LCD), a field emission display (FED), a plasma display panel (PDP) and an electro-luminescence (EL) display, etc. In particular, the EL display device is a self-luminous device capable of light-emission by a re-combination of electrons with holes in a phosphorescent material. EL display devices are generally classified into inorganic EL devices that use an inorganic compound as a phosphorescent material and organic EL devices that use an organic compound as a phosphorescent material. An EL display device has the advantages of low driving voltage, self-luminescence, thin profile, wide viewing angle, fast response speed, and high contrast.

[0004] The organic EL device includes an electron injection layer, an electron carrier layer, a light-emitting layer, a hole carrier layer and a hole injection layer. When a predetermined voltage is applied between an anode and a cathode in the organic EL device, electrons produced

from the cathode are moved via the electron injection layer and the electron carrier layer into the light-emitting layer while holes produced from the anode are moved via the hole injection layer and the hole carrier layer into the light-emitting layer. The electrons and the holes respectively fed from the electron carrier layer and the hole carrier layer re-combine at the light-emitting layer so as to emit light.

[0005] Fig. 1 is a schematic block diagram showing a configuration of a related art electro-luminescence display device. As shown in Fig. 1, an active matrix type EL display device includes an EL panel 20 having pixels 28 arranged between scan lines SL and data lines DL, a scan driver 22 for driving the scan lines SL of the EL panel 20, a data driver 24 for driving the data lines DL of the EL panel 20, a gamma voltage generator 26 supplying the data driver 24 with a plurality of gamma voltages, and a timing controller 27 for controlling the data driver 24 and the scan driver 22. The EL panel 20 has pixels 28 arranged in a matrix. Further, the EL panel 20 has a feeding pad 10 supplied with a supply voltage from an external voltage supply source VDD and a ground pad 12 supplied with a ground voltage from an external ground voltage source GND. For example, the supply voltage source VDD and the ground voltage source GND may be incorporated from a power supply. The supply voltage from the feeding pad 10 is fed into each pixel 28. The ground voltage from the ground pad 12 is also fed into each pixel 28.

[0006] As also shown in Fig. 1, an active matrix type EL display device includes peripheral devices to the EL panel 20. A scan driver 22 applies a scanning pulse to the scan lines SL to sequentially drive the scan lines SL. A gamma voltage generator 26 applies gamma voltages

having various voltage values to the data driver 24. A data driver 24 converts a digital data signal from the timing controller 27 into an analog data signal using a gamma voltage from the gamma voltage generator 26. A data driver applies the analog data signal to the data lines DL whenever the scanning pulse is supplied. A timing controller 27 generates a data control signal for controlling the data driver 24 and a scan control signal for controlling the scan driver 22 using synchronizing signals fed from an external system (e.g., a graphic card). The data control signal generated from the timing controller 27 is applied to the data driver 24 thereby controlling the data driver 24. The scan control signal generated from the timing controller 27 is applied to the scan driver 22 to thereby control the scan driver 22. Furthermore, the timing controller 27 applies the digital data signal from the external system to the data driver 24.

[0007] Fig. 2 is a detailed circuit diagram of the pixel shown in Fig. 1. Each of the pixels 28 receives the data signal from the data line DL when the scanning pulse is applied to the scan line SL to thereby generate a light corresponding to the data signal. To this end, as shown in Fig. 2, each pixel 28 includes an EL cell OEL having a cathode connected to the ground voltage source GND (i.e., a voltage supplied from the ground pad 12), and a cell driver 30 connected to the scan line SL, the data line DL and the supply voltage source VDD (i.e., a voltage supplied from the feeding pad 10) and to the anode of the EL cell OEL to drive the EL cell OEL. The cell driver 30 includes a switching thin film transistor T1 having a gate terminal connected to the scan line SL, a source terminal connected to the data line DL and a drain terminal connected to a first node N1, a driving thin film transistor T2 having a gate terminal connected to the first node N1, a source terminal connected to the supply voltage source VDD and a drain terminal connected to

the EL cell OEL, and a capacitor C connected between the supply voltage source VDD and the first node N1.

[0008] Fig. 3 is a waveform diagram for describing a procedure of driving the scan line and the data line. The switching thin film transistor T1 is turned on when a scanning pulse is applied to the scan line SL, to thereby apply a data signal to the data line DL to the first node N1. The data signal supplied to the first node N1 is charged into the capacitor C and applied to the gate terminal of the driving thin film transistor T2. The driving thin film transistor T2 controls a current amount I fed from the supply voltage source into the EL cell OEL in response to the data signal applied to the gate terminal thereof, thereby controlling a light-emission amount of the EL cell OEL. Further, since the data signal is discharged from the capacitor C even though the switching thin film transistor T1 is turned off, the driving thin film transistor T2 applies a current I from the supply voltage source VDD until a data signal at the next frame is supplied, to thereby keep an emission of the EL cell OEL.

[0009] The driving of the related art EL display device, as described above, has a problem in that a parasitic capacitor exists in the data line DL that causes a deterioration of picture quality. Moreover, such a picture quality deterioration phenomenon becomes particularly serious when a low gray level is supposed to be displayed. More specifically, various parasitic capacitors generally exist in the data line DL. The data line DL may have a parasitic capacitance with the scan line SL. There may also be a parasitic capacitance between the upper substrate (not shown) and the data line DL. Further, a parasitic capacitance can exist between adjacent data lines. Furthermore, a parasitic capacitance can exist between the data line DL and the EL cell OEL.

The total parasitic capacitance existing for the data line DL can be approximately 50 to 100 times higher than the capacitance C of the pixel 28.

[0010] The parasitic capacitance in the data line DL of a related art EL device can delay a discharge time of a voltage (or current) charged in the pixel 28 upon display of the picture to thereby cause a failure in obtaining a desired picture. Further, the related art EL display device has a limit in controlling a low driving current applied to the light-emitting cell OEL. More particularly, the related art EL device has a limit in charging or discharging the capacitor C of the pixel 28 because the parasitic capacitance of the data DL negatively effects the application of current to the light-emitting cell OEL when a picture is implemented.

SUMMARY OF THE INVENTION

[0011] Accordingly, the present invention is directed to an electro-luminescence display device and driving apparatus thereof that substantially obviates one or more of the problems due to limitations and disadvantages of the related art.

[0012] An object of the present invention is to provide an electro-luminescence display device and a driving apparatus to reducing the pixel driving time.

[0013] Another object of the present invention is to provide an electro-luminescence display device and a driving apparatus to effectively charge and discharge a pixel.

[0014] Additional features and advantages of the invention will be set forth in the description which follows, and in part will be apparent from the description, or may be learned by practice of the invention. The objectives and other advantages of the invention will be realized and attained

by the structure particularly pointed out in the written description and claims hereof as well as the appended drawings.

[0017] To achieve these and other advantages and in accordance with the purpose of the present invention, as embodied and broadly described, an electro-luminescence display device includes: pixels provided between data lines and scan lines, each of the pixels including a light-emitting cell driven with a current; and a current controller for temporarily increasing the current for driving the light-emitting cells.

[0015] In another aspect, an electro-luminescence display device includes: an electro-luminescence panel including a pixel defined by a data line for receiving data signals crossing a scan line for receiving scan signals; and a current amplifier connected to one terminal of the data line to apply an amplified current made by amplifying an input current prior to an input of the data signals to the data line.

[0016] In yet another aspect, a method of driving an electro-luminescence display device having pixels at intersections between data lines and scan lines and including light-emitting cells driven with a current includes the steps of sequentially sampling data signals applied to the data lines in a time interval when a scanning pulse is applied to the Nth scan line and storing them into a plurality of first sample holders, and temporarily increasing a current flowing in the light-emitting cell largely using the data signals stored in the plurality of first sample holders in a time interval when the scanning pulse is applied to the (N+1)th scan line.

[0017] In yet another aspect, a method of driving an electro-luminescence display device includes the steps of selecting scan lines of an electro-luminescence panel to input gate signals,

inputting data signals to data lines crossing the scan lines to define pixels, and inputting an amplifying current to the data lines prior to an input of the data signal such that the data line has a potential close to the data signal.

[0018] It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory and are intended to provide further explanation of the invention as claimed.

BRIEF DESCRIPTION OF THE DRAWINGS

[0019] These and other objects of the invention will be apparent from the following detailed description of the embodiments of the present invention with reference to the accompanying drawings. In the drawings:

Fig. 1 is a schematic block diagram showing a configuration of a related art electro-luminescence display device;

Fig. 2 is a detailed circuit diagram of the pixel shown in Fig. 1;

Fig. 3 is a waveform diagram for describing a procedure of driving the scan line and the data line;

Fig. 4 is a schematic block diagram showing a configuration of an electro-luminescence display device according to a first embodiment of the present invention;

Fig. 5 is a waveform diagram of various driving signals generated from the timing controller shown in Fig. 4;

Fig. 6 is an equivalent circuit diagram of the pixel shown in Fig. 4;

Fig. 7 is a circuit diagram of the pre-charging current supplier shown in Fig. 4;

Fig. 8 is a block diagram of a current sample holder portion connected to the data driver shown in Fig. 4;

Fig. 9 is a block diagram of the current sample holder portion shown in Fig. 8;

Fig. 10 is a circuit diagram of the sample holder shown in Fig. 9;

Fig. 11 illustrates a driving state of the switching devices according to driving signals applied in the T1 interval shown in Fig. 5;

Fig. 12 illustrates a driving state of the switching devices according to driving signals applied in the T1 interval shown in Fig. 5;

Fig. 13 illustrates a schematic configuration of an electro-luminescence display device according to a second embodiment of the present invention;

Fig. 14 is a timing diagram of driving signals for the electro-luminescence display device according to the second embodiment of the present invention;

Fig. 15 is a circuit diagram of pixels of an electro-luminescence panel connected to one data line in an electro-luminescence display device according to a third embodiment of the present invention;

Fig. 16 is a circuit diagram of the pre-charger connected to one data line in the electro-luminescence display device according to the third embodiment of the present invention;

Fig. 17 is a circuit diagram of a current amplifier connected to one data line in an electro-luminescence display device according to a fourth embodiment of the present invention;

Fig. 18 is a detailed circuit diagram of the current amplifier shown in Fig. 17;

Fig. 19 is a circuit diagram of a current amplifier connected to one data line in an electro-

luminescence display device according to a fifth embodiment of the present invention;

Fig. 20 is a detailed circuit diagram of the current amplifier shown in Fig. 19;

Fig. 21 is a circuit diagram of pixels of an electro-luminescence panel connected to one data line in an electro-luminescence display device according to a sixth embodiment of the present invention;

Fig. 22 is a circuit diagram of the pre-charger connected to one data line in the electro-luminescence display device according to the sixth embodiment of the present invention;

Fig. 23 is a circuit diagram of the current amplifier connected to one data line in the electro-luminescence display device according to the sixth embodiment of the present invention;

Fig. 24 is a circuit diagram of a current amplifier connected to one data line in an electro-luminescence display device according to a seventh embodiment of the present invention; and

Fig. 25 is a detailed circuit diagram of the current amplifier shown in Fig. 24.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0020] Reference will now be made in detail to the preferred embodiments of the present invention, examples of which are illustrated in the accompanying drawings.

[0021] Fig. 4 is a schematic block diagram showing a configuration of an electro-luminescence display device according to a first embodiment of the present invention. Referring to Fig. 4, an electro-luminescence (EL) display device according to an embodiment of the present invention includes an EL panel 120 having pixels 128 arranged between scan lines SL and data lines DL. A scan driver 122 drives the scan lines SL of the EL panel 120. A data driver 124 drives the data lines DL of the EL panel 120. A gamma voltage generator 126 supplies the data driver 124 with

a plurality of gamma voltages. A current sample holder portion 140 is connected between the data driver 124 and the data line DL to pre-charge a driving current fed to the pixels 128. A pre-charging current supplier 150 is connected to the end of the data line DL to supply a pre-charging current to the data line DL. A timing controller 127 controls the data driver 124 and the scan driver 122. The current sample holder portion 140 and the pre-charging current supplier 150 are configured as a current controller for temporarily raising a driving current supplied to the pixels 128. The EL panel 120 has pixels 128 arranged in a matrix. Further, the EL panel 120 is provided with a feeding pad 110 supplied with a supply voltage from an external voltage supply source VDD and a ground pad 112 supplied with a ground voltage from an external ground voltage source GND. For example, the supply voltage source VDD and the ground voltage source GND may be incorporated from a power supply. The supply voltage from the feeding pad 110 is fed into each pixel 128. The ground voltage from the ground pad 112 is also fed into each pixel 128.

[0022] As also shown in Fig. 4, an electro-luminescence (EL) display device includes peripheral devices to the EL panel 120. A scan driver 122 applies a scanning pulse to the scan lines SL to sequentially drive the scan lines SL. A gamma voltage generator 126 applies gamma voltages having various voltage values to the data driver 124. A data driver 124 converts a digital data signal from the timing controller 127 into an analog data signal using a gamma voltage from the gamma voltage generator 126. The data driver 124 applies the analog data signal to the data lines DL whenever the scanning pulse is supplied. A timing controller 127 generates a data control signal for controlling the data driver 124 and a scan control signal for

controlling the scan driver 122 using synchronizing signals fed from an external system (e.g., a graphic card). A data control signal generated from the timing controller 127 is applied to the data driver 124, thereby controlling the data driver 124. A scan control signal generated from the timing controller 127 is applied to the scan driver 122, thereby controlling the scan driver 122. Further, the timing controller 127 applies the digital data signal from the external system to the data driver 124. Furthermore, the timing controller 127 generates a pre-charging enable signal EN, first to sixth selection signals S1 to S6 and a pre-charging selection signal PS, as shown in Fig. 6, to control a driving of the current sample holder portion 140 and the pre-charging current supplier 150.

[0023] Fig. 5 is a waveform diagram of various driving signals generated from the timing controller shown in Fig. 4. The first to third selection signals S1, S2 and S3, of the first to sixth selection signals S1 to S6, are sequentially turned on in an ON period of a scanning pulse SP applied to the Nth scan line SL_N. Thus, each of the first to third selection signals S1, S2 and S3 is in an ON state during the 1/3 interval of the ON period of the scanning pulse SP applied to the Nth scan line SL_N while being in an OFF state during the remaining interval. Further, the first to the third selection signals S1, S2 and S3 are turned off in an ON period of the scanning pulse SP applied to the (N+1)th scan lines SL_{N+1}.

[0024] On the other hand, the fourth to sixth selection signals S4, S5 and S6 of the first to sixth selection signals S1 to S6 are sequentially turned on in the ON period of the scanning pulse SP applied to the (N+1)th scan line SL_{N+1}. Thus, each of the fourth to sixth selection signals S4, S5 and S6 is in an ON state during the 1/3 interval of the ON period of the scanning pulse SP

applied to the (N+1)th scan line SL_{N+1} while being in an OFF state during the remaining interval. Further, the fourth to the sixth selection signals S4, S5 and S6 are turned off in an ON period of the scanning pulse SP applied to the Nth scan lines SL_N .

[0025] The pre-charging enable signal EN has a voltage level in an ON state during a predetermined time from a falling edge of the scanning pulse SP. In other words, a width in the ON period of the pre-charging enable signal EN is smaller than in the ON state of each of the first to sixth selection signals S1 to S6. The pre-charging selection signal PS is turned off in the ON period of the scanning pulse SP applied to the (N+1)th scan line SL_{N+1} while being turned on in the ON period of the scanning pulse SP applied to the Nth scan line SL_N . For explanation purposes, a pixel 128 can be equivalently expressed as a diode located adjacent to the crossing of a data line DL and a scan line SL. Each pixel 128 receives a data signal from the data line DL when the scanning pulse is applied to the scan line SL corresponding to the pixel to thereby generate a light corresponding to the data signal.

[0026] Fig. 6 is an equivalent circuit diagram of the pixel shown in Fig. 4. As shown in Fig. 6, each pixel 128 includes a supply voltage source VDD, a light-emitting cell OEL connected between the supply voltage source VDD and a ground voltage source GND, and a light-emitting cell driving circuit 130 for driving the light-emitting cell OEL in response to a driving signal from the data line DL and a scanning pulse from the scan line SL. The light-emitting driving circuit 130 includes a driving thin film transistor (TFT) DT connected between the supply voltage source VDD and the light-emitting cell OEL, a first switching TFT SW1 connected to the scan line SL and the data line DL, a second switching TFT SW2 connected to the first

switching TFT SW1 and the scan line SL, a conversion TFT MT connected to a node positioned between the first switching TFT SW1 and the second switching TFT SW2, and the supply voltage source VDD to form a current mirror circuit with the driving TFT DT, thereby converting a current into a voltage. A storage capacitor Cst is connected to a gate terminal of the driving TFT DT and the conversion TFT MT. The TFTs can be a p-type electron metal-oxide semiconductor field effect transistor (MOSFET).

[0027] As also shown in Fig. 6, the gate terminal of the driving TFT DT is connected to the gate terminal of the conversion TFT MT while the source terminal of the driving TFT DT is connected to the supply voltage source VDD. The drain terminal thereof of the driving TFT DT is connected to the light-emitting cell OEL. The source terminal of the conversion TFT MT is connected to the supply voltage source VDD. The drain terminal of the conversion TFT MT is connected to both the drain terminal of the first switching TFT SW1 and the source terminal of the second switching TFT SW2. The source terminal of the first switching TFT SW1 is connected to the data line DL, and the drain terminal of the first switching TFT SW1 is connected to the source terminal of the second switching TFT SW2. The drain terminal of the second switching TFT SW2 is connected to a gate terminal of each of the driving TFT DT and the conversion TFT MT and the storage capacitor Cst. The gate terminals of the first switching TFT SW1 and second switching TFT SW2 are connected to the scan line SL. It is presumed that the conversion TFT MT and the driving TFT DT have the same characteristics because they are provided adjacently to each other to form a current mirror circuit such that a current amount

flowing in the conversion TFT MT becomes equal to a current amount flowing in the driving TFT DT.

[0028] Fig. 7 is a circuit diagram of the pre-charging current supplier shown in Fig. 4. As shown in Fig. 7, the pre-charging current supplier 150 includes a current supply TFT Q1 and a current switching device Q2 connected in series to the supply voltage source VDD and another end of the supply line DL. The source terminal of the current supply TFT Q1 is connected to the supply voltage source VDD, and the gate terminal and the drain terminal thereof are commonly connected to the first input terminal of the current switching device Q2. The current supply TFT Q1 is connected in a diode configuration between the supply voltage source VDD and the current switching device Q2 to be turned on in response to a switching operation of the current switching device Q2, thereby applying a pre-charging current I_{pre} from the supply voltage source VDD to the current switching device Q2. Such a current supply TFT Q1 has a relatively larger W/L dimension ratio than the conversion TFT MT of the pixel 128. In this case, it is assumed that the current supply TFT Q1 should have a W/L dimension ratio that is 20 times larger than that of the conversion TFT MT. The second input terminal of the current switching device Q2 is connected to one end of the data line DL. Such a current switching device Q2 applies the pre-charging current I_{pre} via the first current supply TFT Q1 to the data line DL in response to the pre-charging enable signal EN supplied from the timing controller 127.

[0029] Fig. 8 is a block diagram of a current sample holder portion connected to the data driver shown in Fig. 4. As shown in Fig. 8, the current sample holder portion 140 is connected between one output line OUT of output lines OUT1 to OUTn/3 of the data driver 124 and three data lines

DL3n, DL3n+1 and DL3n+2. Such a current sample holder portion 140 is connected to each of the output lines OUT1 to OUTn/3 of the data driver 124 and one side of the data line DL, thereby sampling an analog data signal applied to the pixels 128 for each one frame and sample an analog data signal at the (N+1) frame when an analog data signal is being applied to the pixels 128 at the N frame interval.

[0030] Fig. 9 is a block diagram of the current sample holder portion shown in Fig. 8. As shown in Fig. 9, the current sample holder portion 140 includes a first sample holder portion 142 and a second sample holder portion between one output line OUT of the output lines OUT1 to OUTn/3 of the data driver 124, and a multiplexor (MUX) array 147 connected to each output line OL1 and OL2 of the first and second sample holder portions 142 and 144 and three data lines DL3n, DL3n+1 and DL3n+2. The first sample holder portion 142 includes a first sample holder 146a, a second sample holder 146b and a third sample holder 146c. The first to third sample holders 146a, 146b and 146c are commonly supplied with the analog data signal from the data driver 124 and with the pre-charging enable signal EN from the timing controller 127. Further, the first sample holder 146a is supplied with a first selection signal S1; the second sample holder 146b is supplied with a second selection signal S2; and the third sample holder 146c is supplied with a third selection signal S3. Such a first sample holder portion 142 sequentially samples the analog data signal from the data driver 124 into the first sample holder 146a, the second sample holder 146b and the third sample holder 146c in respective correspondence with the first selection signal S1, the second selection signal S2 and the third selection signal in response to the pre-charging enable signal EN.

[0031] The second sample holder portion 144 includes a fourth sample holder 146d, a fifth sample holder 146e and a sixth sample holder 146f. The fourth to sixth sampled holders 146d, 146e and 146f are commonly supplied with the analog data signal from the data driver 124 and with the pre-charging enable signal EN from the timing controller 127. Further, the fourth sample holder 146d is supplied with a fourth selection signal S4; the fifth sample holder 146e is supplied with a fifth selection signal S5; and the sixth sample holder 146f is supplied with a sixth selection signal S6. Such a second sample holder portion 144 sequentially samples the analog data signal from the data driver 124 into the fourth sample holder 146d, the fifth sample holder 146e and the sixth sample holder 146f in respective correspondence with the fourth selection signal S4, the fifth selection signal S5 and the sixth selection signal S6 in response to the pre-charging enable signal EN. The first sample holder 146a and the fourth sample holder 146d are connected via a MUX array 147 to the same data line DL. The second sample holder 146b and the fifth sample holder 146e are connected via the MUX array 147 to the same data line; and the third and sixth sample holders 146c and 146f are connected via the MUX array 147 to the same data line DL.

[0032] The first to sixth sample holders 146a to 146f have the same configuration. Accordingly, the first to sixth sample holders 146a to 146f will be described in reference to the first sample holder 146a as an example.

[0033] Fig. 10 is a circuit diagram of the sample holder shown in Fig. 9. As shown in Fig. 10, the first sample holder 146a includes a sampler 149 connected to the first output terminal OUT1 of the data driver 124, the ground voltage source GND and an output line OL1, a first selection

switch S1 connected between the first output terminal OUT1 of the data driver 124 and the sampler 149, a second selection switch S2 connected between the first selection switch S1 and the sampler 149, and a third selection switch S3 connected between the output line OL1 and the sampler 149. The sampler 149 includes a first sampling TFT M1 connected between the first selection switch S1 and the ground voltage source GND, a second sampling TFT M2 connected between the first sampling TFT M1 and the third selection switch S3, a third sampling TFT M3 connected between a first node N1 to which gate terminals of the first sampling TFT M1 and second sampling TFT M2 are connected and the output line OL1 and the ground voltage source GND, and a sampling capacitor C_{sam} connected between the first node N1 and the first sampling TFT M1.

[0034] The source terminal of the first sampling TFT M1 is connected to a second node N2 to which the first selection switch S1 and the second selection switch S2 are connected. The drain terminal of the second sampling TFT M2 is connected to the ground voltage source GND while the source terminal thereof is connected to the drain terminal of the third selection switch S3. The gate terminal of the third sampling TFT M3 is connected to the first node N1. The source terminal of the third sampling TFT M3 is connected to the output line OL1 and the drain terminal of the third sampling TFT M3 is connected to the ground voltage source GND. In this case, the first sampling TFT M1, the second sampling TFT M2 and the third sampling TFT M3 are provided adjacent to each other in such a manner to resemble a current mirror circuit. The first sampling TFT M1 and the third sampling TFT M3 form a current mirror circuit and have the same W/L dimension ratio while the second sampling TFT M2 has a relatively larger W/L

dimension ratio than the first sampling TFT M1 and the third sampling TFT M3. The second sampling TFT M2 should have a W/L dimension ratio that is 20 times larger than the W/L dimension ratio of the first sampling TFT M1 or the third sampling TFT M3. Thus, the second sampling TFT M2 forms a first current path through which a relatively large current flows via the MUX array 147 between the data line DL and the ground voltage source GND in response to the pre-charging enable signal EN while the third sampling TFT M3 forms a second current path through which a relatively small current flows via the MUX array 147 between the data line DL and the ground voltage source GND in response to the pre-charging enable signal EN. At that time, a current flowing in the first current path is 20 times larger current than a current flowing in the second current path.

[0035] A sampling capacitor C_{sam} is connected between the drain terminal and the gate terminal of the first sampling TFT M1 to store a voltage at the first node N1, and keeps ON states of the first to third sampling TFTs M1, M2 and M3 even though the first and second selection switches S1 and S2 are turned off with the aid of the stored voltage. The first input terminal of the first selection switch S1 is connected to the first output terminal OUT1 of the data driver 124 while the second input terminal thereof is connected to the second node N2. Such a first selection switch S1 applies an analog data signal from the first output terminal OUT1 of the data driver 124 to the second node N2 in response to a first selection signal S1 from the timing controller 127. The first input terminal of the second selection switch S2 is connected to the second node N2 while the second input terminal thereof is connected to the first node N1. Such a second selection switch S2 applies a voltage supplied via the first selection switch S1 to

the second node N2 in response to the first selection signal S1 from the timing controller 127. In other words, the second selection switch S2 applies a voltage at the second node N2 to the gate terminal of each of the first sampling TFT M1 and second sampling TFT M2 are connected to the first node N1. The first input terminal of the third selection switch S3 is connected to the output line OL1 while the second input terminal thereof is connected to the source terminal of the second sampling TFT M2. Such a third selection switch S3 applies a pre-charging current I_{pre} fed to the output line OL1 to the source terminal of the second sampling TFT M2 in response to the pre-charging enable signal EN from the timing controller 127.

[0036] The MUX array 147 includes a first MUX 148a connected to each output line OL1 and OL2 of the first sample holder 146a and fourth sample holder 146d and the $(3n)$ th data line DL3n. A second MUX 148b connected to each output line OL1 and OL2 of the second and fifth sample holders 146b and 146e and the $(3n+1)$ th data line DL3n+1. A third MUX 148c connected to each output line OL1 and OL2 of the third and sixth sample holders 146c and 146f and the $(3n+2)$ th data line DL3n+2. The first MUX 148a selectively connects each output line OL1 and OL2 of the first and fourth sample holders 146a and 146d to the $(3n)$ th data line DL3n in response to a pre-charging selection signal PS from the timing controller 127. The second MUX 148b selectively connects each output line OL1 and OL2 of the second and fifth sample holders 146b and 146e to the $(3n+1)$ th data line DL3n+1 in response to the pre-charging selection signal PS from the timing controller 127. The third MUX 148c selectively connects each output line OL1 and OL2 of the third and sixth sample holders 146c and 146f to the

(3n+2)th data line DL3n+2 in response to the pre-charging selection signal PS from the timing controller 127.

[0037] Fig. 11 illustrates a driving state of the switching devices according to driving signals applied in the T1 interval shown in Fig. 5. The EL display device and the driving method thereof according to the present invention will be described in conjunction with Fig. 5 and Fig. 11 below. Only the driving of one pixel 128 of a plurality of pixels, will be described as an example for the sake of convenience.

[0038] A data signal from the data driver 124 has been stored in the sampling capacitor C_{sam} of the fourth sample holder 146d in a time interval prior to the T1 interval as shown in Fig. 5. In the T1 interval when a scanning pulse SP at an ON state is applied to the Nth scan line SL_n, a pre-charging enable signal EN having a width equal to a quarter (1/4) of the width of the scanning pulse SP and a pre-charging selection signal PS at a low state are supplied, and the first to third selection signals S1, S2 and S3 at an ON state and the fourth to sixth selection S4, S5 and S6 at an OFF state are sequentially supplied. Accordingly, the first MUX 148a connects the first data line DL1 to the output line OL2 of the fourth sample holder 146d in response to the pre-charging selection signal PS as shown in Fig. 11. The first selection switch S1 and the second selection switch S2 of the fourth sample holder 146d connected to the first data line DL1 by the first MUX 148a are turned off with the aid of the fourth selection signal S4 at an OFF state. At the same time, the third selection switch S3 of the fourth sample holder 146d and the current switching device Q2 of the pre-charging current supplier 150 are turned on with the aid of the pre-charging enable signal EN at an ON state. Thus, the output line OL2 of the fourth

sample holder 146d is connected to the first data line DL1 by the first MUX 148a in such a state that the first to third sampling TFTs M1, M2 and M3 remain at an ON state with the aid of a data signal stored in the sampling capacitor C_{sam} of the fourth sample holder 146d, thereby coupling a potential on the first data line DL1 with the ground voltage source GND. At this time, if the scanning pulse SP at an ON state is applied to the Nth scan line SL_n, the first switching TFT SW1 and the second switching TFT SW2 of the light-emitting cell driving circuit 128 are turned on.

[0039] As the first switching TFT SW1 and the second switching TFT SW2 are turned on, the driving TFT DT and the conversion TFT MT are turned on. Accordingly, the driving TFT DT applies a current from the supply voltage source VDD to the light-emitting cell OEL to thereby radiate the light-emitting cell OEL. At the same time, a large current is applied from the pre-charging current supplier 150 via the current supply TFT Q1 and the current switching device Q2 to the first data line DL1. At this time, a current flows through the driving TFT DT and a current I_{pre} flowing from the pre-charging current supplier 150 into the first data line DL1 is twenty times greater than the current flowing through the driving TFT DT. In other words, the second sampling TFT M2 and third sampling TFT M3 of the fourth sample holder 146d are turned on with the aid of a data voltage stored in the sampling capacitor C_{sam} to sink the current I_{pre} on the first data line DL1 via the first MUX 148a into the ground voltage source GND, thereby allowing the current on the first data line DL1 to be twenty times greater than the current flowing through the driving TFT DT in accordance with the larger W/L dimension ratio of the second sampling TFT M2 in comparison to the third sampling TFT M3.

[0040] As mentioned above, in the T1 interval when the scanning pulse SP at an ON state is applied to the Nth scan line SLn, a magnitude of a driving current supplied to the first data line DL1 and the light-emitting cell OEL of the pixel 128 is temporarily increased largely with the aid of the pre-charging current supplier 150 and the fourth sample holder 146d in a time interval at which the pre-charging enable signal EN is applied. Accordingly, the EL display device and the driving method thereof according to the embodiment of the present invention temporarily increases a driving current for the pixel 128 so that it can solve a charge and discharge problem in the storage capacitor Cst and the data line DL of the pixel 128 caused by a low driving current. Meanwhile, as described above, in the T1 interval when the scanning pulse SP at an ON state is applied to the Nth scan line SLn, a current corresponding to the data signal stored in the storage capacitor Cst is applied from the supply voltage source VDD to the light-emitting cell OEL owing to the pre-charging enable signal EN at an OFF state after a time interval at which the pre-charging enable signal EN is applied.

[0041] The first sample holder 146a samples a data signal from the data driver 124 and stores it when a driving current is being applied to the pixel 128 with the aid of the fourth sample holder 146d. More specifically, the first selection switch S1 and the second selection switch S2 of the first sample holder 146a are turned on with the aid of the first selection signal S1 while the third selection switch S3 is turned on with the aid of the pre-charging enable signal EN. Thus, the first sample holder 146a stores an analog data signal from the data driver 124 into the sampling capacitor Csam by a turning-on of the first switch S1, a second switch S2 and a third

switch S3. At this time, the output line OL1 of the first sample holder 146a is in a state being not connected to the first data line DL1 with the aid of the first MUX 148a.

[0042] In the T2 interval, when a scanning pulse SP at an ON state is applied to the (N+1)th scan line S_{N+1}, a pre-charging enable signal EN having a width equal to a quarter (1/4) of the width of the scanning pulse SP and a pre-charging selection signal PS at a high state are supplied, and the fourth to sixth selection signals S4, S5 and S6 at an ON state and the fourth to sixth selection S4, S5 and S6 at an ON state are sequentially supplied. Accordingly, the first MUX 148a connects the first data line DL1 to the output line OL1 of the first sample holder 146a in response to the pre-charging selection signal PS, as shown in Fig. 12. The first selection switch S1 and the second selection switch S2 of the first sample holder 146a connected to the first data line DL1 by the first MUX 148a are turned off with the aid of the fourth selection signal S4 at an OFF state. At the same time, the first selection switch S1 of the first sample holder 146a and the current switching device Q2 of the pre-charging current supplier 150 are turned on with the aid of the pre-charging enable signal EN at an ON state. Thus, the output line OL1 of the first sample holder 146a is connected to the first data line DL1 by the first MUX 148a in such an state that the first sampling TFT M1, the second sampling TFT M2 and the third sampling TFT M3 remain at an ON state with the aid of a data signal stored in the sampling capacitor C_{sm} of the first sample holder 146a, thereby coupling a potential on the first data line DL1 with the ground voltage source GND. At this time, if the scanning pulse SP at an ON state is applied to the (N+1)th scan line S_{N+1}, then the first switching TFT SW1 and second switching TFT SW2 of the light-emitting cell driving circuit 130 are turned on.

[0043] As the first switching TFT SW1 and the second switching TFT SW2 are turned on, the driving TFT DT and the conversion TFT MT are turned on. Accordingly, the driving TFT DT applies a current from the supply voltage source VDD to the light-emitting cell OEL to thereby radiate the light-emitting cell OEL. At the same time, a large current is applied from the pre-charging current supplier 150 via the current supply TFT Q1 and the current switching device Q2 to the first data line DL1. At this time, a current flows through the driving TFT DT and a current I_{pre} flowing from the pre-charging current supplier 150 into the first data line DL1 is twenty times greater than the current flowing through the driving TFT DT. In other words, the second sampling TFT M2 and third sampling TFT M3 of the first sample holder 146a is turned on with the aid of a data voltage stored in the sampling capacitor C_{sam} to sink the current I_{pre} on the first data line DL1 via the first MUX 148a into the ground voltage source GND, thereby allowing the current on the first data line DL1 to be twenty times greater than the current flowing through the driving TFT DT in accordance with the larger W/L dimension ratio of the second sampling TFT M2 in comparison to the third sampling TFT M3.

[0044] As mentioned above, in the T2 interval when the scanning pulse SP at an ON state is applied to the (N+1)th scan line SL_{n+1} , a magnitude of a driving current supplied to the first data line DL1 and the light-emitting cell OEL of the pixel 128 is temporarily increased largely with the aid of the pre-charging current supplier 150 and the fourth sample holder 146d in a time interval at which the pre-charging enable signal EN is applied. Accordingly, the EL display device and the driving method thereof according to the embodiment of the present invention temporarily increases a driving current for the pixel 128 so that it can solve a charge and

discharge problem in the storage capacitor Cst and the data line DL of the pixel 128 caused by a low driving current. Meanwhile, as described above, in the T2 interval when the scanning pulse SP at an ON state is applied to the (N+1)th scan line S_{N+1}, a current corresponding to the data signal stored in the storage capacitor Cst is applied from the supply voltage source VDD to the light-emitting cell OEL owing to the pre-charging enable signal EN at an OFF state after a time interval at which the pre-charging enable signal EN is applied.

[0045] The fourth sample holder 146d samples a data signal from the data driver 124 and stores it when a driving current is being applied to the pixel 128 with the aid of the first sample holder 146a. More specifically, the first selection switch S1 and second selection switch S2 of the fourth sample holder 146d are turned on with the aid of the fourth selection signal S4 while the third selection switch S3 is turned on with the aid of the pre-charging enable signal EN. Thus, the fourth sample holder 146d stores an analog data signal from the data driver 124 into the sampling capacitor C_{sam} by a turning-on of the first to third switches S1, S2 and S3. At this time, the output line OL2 of the first sample holder 146d is in a state being not connected to the first data line DL1 with the aid of the first MUX 148a. The EL display device and the driving method thereof according to the present invention repeat the above-mentioned T1 interval and T2 interval, thereby driving the pixels 128.

[0046] The EL display device and the driving method thereof according to the embodiment of the present invention may use only the current sample holder portion 140 built-in with a current amplifying circuit that amplifies a current without the pre-charging current supplier 150.

Alternatively, The EL display device and the driving method thereof according to the

embodiment of the present invention may change a type (i.e., N-type or P-type) of the switching devices such that they are applicable to a current-driving EL display device, that is, a current-sink type or current-source type EL display device.

[0047] Fig. 13 is a block diagram showing a configuration of an EL display device according to a second embodiment of the present invention. As shown in Fig. 13, the EL display device according to the second embodiment of the present invention includes an EL panel 210, and a driving circuit 280 provided with a pre-charger 250, a current amplifier 260, a data driver 220, a scan driver 230 and a controller 240. The EL panel 210 has a plurality of pixels P arranged in a matrix. Each pixel is adjacent to where one of the data lines 225 and one of the scan lines 235 cross. In addition, each pixel is provided with two switching thin film transistors, two driving thin film transistors and light-emitting cells connected to the driving thin film transistors (not shown).

[0048] A pre-charger 250 and the current amplifier 260 are connected via a first connecting line 252 and a second connecting line 262, respectively, to the EL panel 210. The first connecting lines 252 and second connecting lines 262 are connected to the data lines 225 and the scan lines 235 of the EL panel 210, respectively. A data driver 220 is connected via third connecting lines 222 to the pre-charger 250. The scan driver 230 is connected via fourth connecting lines 232, to the EL panel 210. A controller 240 is connected via a fifth connecting line 242 to the data driver 220. The pre-charger 250 is connected via a sixth connecting line 224 to the scan driver 230.

[0049] If various signals required for a display are generated from the controller 240 and are delivered into the data driver 220, then the data driver 220 applies a portion of the delivered signals via the third connecting lines 222 to the pre-charger 250 and the remaining portion of the delivered signals via the sixth connecting line 224 to the scan driver 230. The scan driver 230 sequentially applies a signal to the second connecting line 232 with the aid of the applied signals. As each of the second connecting line 232 is connected to the gate electrode of the switching thin film transistor (not shown) of the EL panel 210, the switching thin film transistor is turned on when a signal is applied to the second connecting line 232. At this time, the data driver 220 applies a data signal to be displayed to the source electrode of the switching thin film transistor to thereby drive the light-emitting cell (not shown).

[0050] Unlike the related art EL display device, the EL display device according to the second embodiment of the present invention, the pre-charger 250 and the current amplifier 260 amplifies a current value of a desired signal output from the driving circuit 280 and inputs it to the data line 225 of the EL panel 210 during a pre-charging period prior to a time when the data signal begins to be input to the switching thin film transistor, thereby allowing the data line 225 to have a value close to a desired voltage.

[0051] The data line 225 has already arrived at a value close to a desired voltage prior to a time when the data signal is input to the data line 225 so that it becomes possible to shorten a time when a data signal output from the data driver 220 after the pre-charging period is delivered via the data line 225 into the driving thin film transistor (not shown). Alternatively, even when the current amplifier only is used without the above-mentioned pre-charger, the amplified

current flows into the data line prior to an input of the data signal to thereby allow the data line to have a value close to a desired voltage so that it becomes possible to shorten a time when the data signal is delivered into the driving thin film transistor.

[0052] Fig. 14 is a timing diagram of driving signals for an EL display device according to a third embodiment of the present invention. As shown in Fig. 14, a gate signal is sequentially input to the Nth scan line and the (N+1)th scan line of the EL panel 210 in response to a Nth scan clock GCLKN and a (N+1)th scan clock GCLKN+1. Thus, the switching thin film transistor connected to the Nth scan line and the switching thin film transistor connected to the (N+1)th scan line are sequentially turned on. If the Nth scan line is selected, then a data signal VIDEO is input, via the data line 225, to the switching thin film transistor during a first time interval t1 in response to a data clock DCLK.

[0053] In the third embodiment of the present invention, a certain period prior to the first interval t1 is set to a pre-charging interval t2. The pre-charger 250 and the current amplifier 260 are operated in response to a pre-charging signal ENA_PRE, thereby inputting the amplified current to the data line 225. Accordingly, the data line 225 has already arrived at a value close to a desired voltage with the aid of a high current during the pre-charging interval t2 prior to the first interval t1 when the data signal VIDEO is input. Thus, it is possible to shorten a time required for allowing the data signal VIDEO to turn on/off the driving thin film transistor during a pre-determined time at an initial time of the first interval t1 when the data signal VIDEO is input, thereby displaying a desired picture at an appropriate time.

[0054] Fig. 15, Fig. 16 and Fig. 17 are respective circuit diagrams of pixels, a pre-charger and a current amplifier connected to one data line in an EL display device according to a fourth embodiment of the present invention. Fig. 18 is a detailed circuit diagram of the current amplifier shown in Fig. 17. As shown in Fig. 15, each pixel P defined by a data line 225 and a scan line 235 is provided with first switching thin film transistor TS1, a second switching thin film transistors TS2, first driving TFT TD1, second driving TFT TD2, a storage capacitor Cst and a light-emitting cell OEL. More specifically, the first switching TFT TS1 and the second switching TFT TS2 are connected in series to the data line 225. The gate electrodes of the first switching TFT TS1 and second switching thin film TFT TS2 are connected to the scan line 235. Gate electrodes of the first driving TFT TD1 and the second driving TFT TD2 are connected to one electrode of the storage capacitor Cst while the other electrode of the storage capacitor Cst is connected to a power line 245. The second driving TFT TD2 is connected to the light-emitting cell OEL to control a current application from the power line 245, thereby implementing a picture. The first switching TFT TS1, the second switching TFT TS2, the first driving TFT TD1 and the second driving TFT TD2 are p-type transistors.

[0055] If the scan line 235 is selected to turn on the first switching TFT TS1 and second switching TFT TS2, then a data signal is input to the data line 225 and is charged in the gate electrodes of the first driving TFT TD1 and the second driving TFT TD2 and one electrode of the storage capacitor Cst. The second driving TFT TD2 can control an amount of a current from the power line 245 because an amount of an ON current is differentiated in accordance with the charged data signal.

[0056] A first terminal 225a of the data line 225 is connected with the pre-charger shown in Fig. 16 while a second terminal 225b thereof is connected with the current amplifier shown in Fig. 17. The pre-charger shown in Fig. 16 is comprised of a first p-type pre-charging transistor TP1 and a second p-type pre-charging transistor TP2 connected in series to the high voltage source VDD. A pre-charging signal ENA_PRE is input to the gate electrode of the second pre-charging transistor TP2, thereby applying a pre-charging current I_{pre} to the data line 225 during the pre-charging interval t_2 . The first pre-charging transistor TP1 and the second pre-charging transistor TP2 can be manufactured to have a large W/L dimension ratio such that several to tens of times larger current than a current output from an integrated circuit of the driving circuitry can flow in the first pre-charging transistor TP1 and the second pre-charging transistor TP2 .

[0057] The current amplifier shown in Fig. 17 is comprised of a current amplifying unit 265, a first switch S1, a second switch S2 and a current source 285. The first switch S1 is switched in response to the pre-charging signal ENA_PRE while the second switch S2 is switched in response to an inverted pre-charging signal ENA_PRE_BAR having a polarity contrary to the pre-charging signal ENA_PRE. Thus, an amplifying current I_{ca} flows through the current amplifying unit 265 during the pre-charging interval t_2 while it flows not through the current amplifying unit 265 during the first interval t_1 . The current amplifying unit 265 is connected to the external high voltage source VDD to amplify an input current I_{in} and send an output current I_{out} . The current source 285 is an integrated circuit (IC) of the driving circuit 280, which plays a role in applying a current to the current amplifier. The amplifying current I_{ca} flowing in the current amplifier becomes several to tens of times larger current than a current output from the

IC of the driving circuit when the pre-charging signal ENA_PRE is turned into an ON signal. In this case, a pixel current I_{pix} flowing in the first switching TFT TS1 of the pixel P and a pre-charging current I_{pre} at the pre-charger have a relationship of $I_{pre} + I_{pix} = I_{ca}$ or $I_{pre} = I_{ca}$.

[0058] Fig. 18 is a circuit diagram of an example of the current amplifier shown in Fig. 17. As shown in Fig. 18, the current amplifying unit 265 is comprised of a first amplifying transistor TCA1, a second amplifying transistor TCA2, a third amplifying transistor TCA3 and a fourth amplifying transistor TCA4. The first amplifying transistor TCA1 and second amplifying transistor TCA2 can be p-type transistors while the third amplifying transistor TCA3 and the fourth amplifying transistor TCA4 are n-type transistors. The first amplifying transistor TCA1 and second amplifying transistor TCA2 have gate electrodes connected to each other and are connected in parallel to the high voltage source VDD. The third amplifying transistor TCA3 is connected in series to the second amplifying transistor TCA2. The gate electrodes of the third amplifying transistor TCA3 and the fourth amplifying transistor TCA4 are connected to each other. Since the current amplifying unit 265 amplifies an input current I_{in} to send an output current I_{out} , W/L ratios of the first to fourth amplifying transistors TCA1 to TCA4 are set such that a current I_1 flowing in the second amplifying transistor TCA2 has a relationship of $I_{in} \leq I_1 \leq I_{out}$ with respect to the input current I_{in} and the output current I_{out} .

[0059] As described above, the EL display device according to the fourth embodiment of the present invention allows several to tens of times larger current than a current output from the IC of the driving circuit to flow into the data line during a certain period (i.e., the pre-charging interval t_2) prior to a time when the data signal is input with the aid of the pre-charger and the

current amplifier, thereby making a potential on the data line into a value close to a desired voltage. Accordingly, the time when the data signal is charged thereafter is shorter. Further, even if the current amplifier is used without the above-mentioned pre-charger, the amplified current flows into the data line prior to an input of the data signal, thereby allowing the data line to have a value close to a desired voltage so that the time for delivering the data signal into the driving thin film transistor can be shortened.

[0060] Fig. 19 is a circuit diagram of the current amplifier connected to one data line in an EL display device according to a fifth embodiment of the present invention. Fig. 20 is a detailed circuit diagram of the current amplifier shown in Fig. 19. The pixels and pre-charger of an EL panel connected to data line in the EL display device according to the fifth embodiment of the present invention are similar to those in the EL display device according to the fourth embodiment of the present invention.

[0061] The current amplifier shown in Fig. 19 includes a current amplifying unit 365 and a current source 385. The current amplifying unit 365 is connected to an external high voltage source VDD to amplify an input current I_{in} in response to a pre-charging current ENA_PRE and send an output current I_{out} . The current source 385 is an integrated circuit (IC) of the driving circuit 280, which plays a role in applying a current to the current amplifier. An amplifying current I_{ca} flowing in the current amplifier becomes several to tens of larger current than a current output from the IC of the driving circuit when the pre-charging signal ENA_PRE is turned into an ON signal. In this case, a pixel current I_{pix} flowing in the first switching TFT

TS1 of the pixel P and a pre-charging current I_{pre} at the pre-charger have a relationship of $I_{pre} + I_{pix} = I_{ca}$ or $I_{pre} = I_{ca}$.

[0062] Fig. 20 is a circuit diagram of an example of the current amplifier shown in Fig. 19. As shown in Fig. 20, the current amplifying unit 365 includes a first amplifying transistor TCA1, a second amplifying transistor TCA2, a third amplifying transistor TCA3, a fourth amplifying transistor TCA4 and a fifth amplifying transistor TCA5. The first amplifying transistor TCA1 and the second amplifying transistor TCA2 are p-type transistors while the third amplifying transistor TCA3, the fourth amplifying transistor TCA4 and the fifth amplifying transistor TCA5 are n-type transistors. The first amplifying transistor TCA1 and the second amplifying transistor TCA2 have gate electrodes connected to each other, and are connected in parallel to the high voltage source VDD. The third amplifying transistor TCA3 is connected in series to the second amplifying transistor TCA2. The gate electrodes of the third amplifying transistor TCA3, the fourth amplifying transistor TCA4 and the fifth amplifying transistor TCA5 are connected to each other. A first switch S1 is provided between the fourth amplifying transistor TCA4 and the fifth amplifying transistor CA5 to be switched in response to the pre-charging signal ENA_PRE.

[0063] Since the current amplifier amplifies an input current I_{in} to send an output current I_{out} , W/L dimension ratios of the first to fifth amplifying transistors TCA1 to TCA5 are set such that a current I_1 flowing in the second amplifying transistor TCA2 and a current I_2 flowing in the fourth amplifying transistor TCA4 have relationships of $I_{in} \leq I_1 \leq I_2 = I_{pre}$; and $I_{out} = I_{pix}$ with respect to the input current I_{in} , the output current I_{out} , the pixel current I_{pix} flowing in the first switching TFT TS1 and the pre-charging current I_{pre} at the pre-charger.

[0064] As described above, the EL display device according to the fifth embodiment of the present invention allows several to tens of times larger current than a current output from the IC of the driving circuit to flow into the data line during a certain period (i.e., the pre-charging interval t_2) prior to a time when the data signal is input with the aid of the pre-charger and the current amplifier, thereby making a potential on the data line into a value close to a desired voltage. Accordingly, the time when the data signal is charged thereafter is shortened.

Alternatively, even when the current amplifier is used without the above-mentioned pre-charger, the amplified current flows into the data line prior to an input of the data signal thereby allowing the data line to have a value close to a desired voltage so that the time for delivering the data signal into the driving thin film transistor can be shortened.

[0065] Fig. 21, Fig. 22 and Fig. 23 are circuit diagrams of pixels, a pre-charger and a current amplifier connected to one data line in an EL display device according to a sixth embodiment of the present invention, respectively. As shown in Fig. 21, each pixel P defined by a data line 425 and a scan line 435 is provided with a first switching thin film transistor TS1, a second switching thin film transistor TS2, a first driving TFT TD1 and a second driving TFT TD2, a storage capacitor Cst and a light-emitting cell OEL. The first switching thin film transistor TS1 and the second switching TFT TS2 are p-type transistors while the first driving TFT TD1 and the second driving TFT TD2 are n-type transistors. More specifically, the first switching TFT TS1 and the second switching TFT TS2 are connected in series to the data line 425. The gate electrodes of the first switching TFT TS1 and the second switching TFT TS2 are connected to the scan line 435. Gate electrodes of the first driving TFT TD1 and second driving TFT TD2 are connected to

one electrode of the storage capacitor Cst while the other electrode of the storage capacitor Cst is connected to a power line 445. The second driving TFT TD2 is connected to the light-emitting cell OEL to control a current application from the power line 245, thereby implementing a picture.

[0066] If the scan line 435 is selected to turn on the first switching TFT TS1 and the second switching TFT TS2, then a data signal is input to the data line 425 and the gate electrodes of the first driving TFT TD1 and the second driving TFT TD2 along with an electrode of the storage capacitor Cst are charged. The second driving TFT TD2 can control an amount of a current from the power line 445 because an amount of an ON current is differentiated in accordance with the charged data signal. A first terminal 425a of the data line 425 is connected with the pre-charger of Fig. 22 while a second terminal 425b thereof is connected with the current amplifier of Fig. 23.

[0067] The pre-charger shown in Fig. 22 includes a first transistor TP1 and a second pre-charging transistor TP2 connected in series to a low voltage source VSS. The first pre-charging transistor TP1 is a n-type transistor while the second pre-charging transistor TP2 is a p-type transistor. A pre-charging signal ENA_PRE is input to the gate electrode of the second pre-charging transistor TP2, thereby applying a pre-charging current Ipre to the data line 425 during the pre-charging interval t2 shown in Fig. 14. The first pre-charging transistor TP1 and second pre-charging transistor TP2 may be manufactured to have a large W/L ratio such that they have several to tens of times larger current capacity than a current output from an integrated circuit of the driving circuitry.

[0068] The current amplifier shown in Fig. 23 includes a current amplifying unit 465, a first switch S1, a second switch S2 and a current source 485. The first switch S1 is switched in response to the pre-charging signal ENA_PRE while the second switch S2 is switched in response to an inverted pre-charging signal ENA_PRE_BAR having a polarity contrary to the pre-charging signal ENA_PRE. Thus, an amplifying current I_{ca} flows through the current amplifying unit 465 during the pre-charging interval t_2 while it flows not through the current amplifying unit 465 during the first interval t_1 shown in Fig. 14. The current amplifying unit 465 amplifies an input current I_{in} and sends an output current I_{out} . The current source 485 is an integrated circuit (IC) of the driving circuit 280, and which plays a role to apply a current to the current amplifier. The amplifying current I_{ca} flowing in such a current amplifier has a direction contrary to that in the fourth embodiment and becomes several to tens of times larger current than a current output from the IC of the driving circuit when the pre-charging signal ENA_PRE is turned into an ON signal. In this case, a pixel current I_{pix} flowing in the first switching TFT TS1 of the pixel P and a pre-charging current I_{pre} at the pre-charger have the following relationship.

$$I_{pre} + I_{pix} = I_{ca} \text{ or } I_{pre} = I_{ca}$$

[0069] As described above, the EL display device according to the sixth embodiment of the present invention allows several to tens of times larger current than a current output from the IC of the driving circuit to flow into the data line during a certain period (i.e., the pre-charging interval t_2) prior to a time when the data signal is input with the aid of the pre-charger and the current amplifier, thereby making a potential on the data line into a value close to a desired

voltage. Accordingly, the time when the data signal is charged thereafter is shortened.

Alternatively, even when the current amplifier is used without the above-mentioned pre-charger, the amplified current flows into the data line prior to an input of the data signal, thereby allowing the data line to have a value close to a desired voltage so that the time for delivering the data signal into the driving thin film transistor can be shortened.

[0070] Fig. 24 is a circuit diagram of the current amplifier connected to one data line in an EL display device according to a seventh embodiment of the present invention. Fig. 25 is a detailed circuit diagram of the current amplifier shown in Fig. 24. The pixels and a pre-charger of an EL panel connected to one data line in the EL display device according to the seventh embodiment of the present invention are similar to those in the EL display device according to the sixth embodiment of the present invention shown in Fig. 21 and Fig. 22.

[0071] The current amplifier shown in Fig. 24 includes a current amplifying unit 565, and a current source 585. The current amplifying unit 565 amplifies an input current I_{in} in response to a pre-charging current ENA_PRE and sends an output current I_{out} . The current source 585 is an integrated circuit (IC) of the driving circuit 280, and which plays a role to apply a current to the current amplifier. The amplifying current I_{ca} flowing in the current amplifier becomes several to tens of times larger current than a current output from the IC of the driving circuit when the pre-charging signal ENA_PRE is turned into an ON signal. In this case, a pixel current I_{pix} flowing in the first switching TFT TS1 of the pixel P and a pre-charging current I_{pre} at the pre-charger have a relationship of $I_{pre} + I_{pix} = I_{ca}$ or $I_{pre} = I_{ca}$.

[0072] Fig. 25 is a circuit diagram of an example of the current amplifier shown in Fig. 24. As shown in Fig. 25, the current amplifying unit 565 includes a first amplifying transistor TCA1, a second amplifying transistor TCA2, a third amplifying transistor TCA3, a fourth amplifying transistor TCA4 and a fifth amplifying transistor TCA5. The first amplifying transistor TCA1 and the second amplifying transistor TCA2 are n-type transistors while the third amplifying transistor TCA3, the fourth amplifying transistor TCA4 and the fifth amplifying transistor TCA5 are p-type transistors. The first amplifying transistor TCA1 and the second amplifying transistor TCA2 have gate electrodes connected to each other, and are connected in parallel to a low voltage source VSS2. The third amplifying transistor TCA3 is connected in series to the second amplifying transistor TCA2. The gate electrodes of the third amplifying transistor TCA3, the fourth amplifying transistor TCA4 and the fifth amplifying transistor TCA5 are connected to each other.

[0073] A first switch S1 provided between the fourth amplifying transistor TCA4 and the fifth amplifying transistor TCA5 is switched in response to the pre-charging signal ENA_PRE. Since the current amplifier amplifies an input current I_{in} to send an output current I_{out} , W/L dimension ratios of the first to fifth amplifying transistors TCA1 to TCA5 are set such that a current I_1 flowing in the second amplifying transistor TCA2 and a current I_2 flowing in the fourth amplifying transistor TCA4 have relationships of $I_{in} + I_1 + I_2 = I_{pre}$; and $I_{out} = I_{pix}$ with respect to the input current I_{in} , the output current I_{out} , the pixel current I_{pix} flowing in the first switching TFT TS1 and the pre-charging current I_{pre} at the pre-charger.

[0074] As described above, the EL display device according to the seventh embodiment of the present invention allows several to tens of times larger current than a current output from the IC of the driving circuit to flow into the data line during a certain period (i.e., the pre-charging interval t_2) prior to a time when the data signal is input with the aid of the pre-charger and the current amplifier, thereby making a potential on the data line into a value close to a desired voltage. Accordingly, it becomes possible to shorten a time when the data signal is charged thereafter. Alternatively, even when the current amplifier only is used without the above-mentioned pre-charger, the amplified current flows into the data line prior to an input of the data signal, thereby allowing the data line to have a value close to a desired voltage so that the time for delivering the data signal into the driving thin film transistor can be shortened.

[0075] In the EL display devices according to the second to seventh embodiments of the present invention, the pre-charger and the current amplifier may be configured by an external circuit independent from the EL panel. Alternatively, they may be built into the EL panel like the switching thin film transistors and the driving thin film transistors provided at the pixels of the EL panel.

[0076] As described above, according to the present invention, a driving current applied to the pixels is pre-charged such that it is temporarily increased in a time interval when the scanning pulse is applied to the Nth scan line to be pre-charged, thereby reducing a driving time of the pixels. Accordingly, it becomes possible to prevent a delay in a charge and discharge time of the storage capacitor and the data line of the pixel cell caused by a low driving current. Further, according to the present invention, one pixel includes four thin film transistors and the pre-

charger and the current amplifier for enlarging the driving current source so that a time when a signal is charged and discharged in the thin film transistors of the pixels can be shortened, and so that a uniformity problem caused by a change in a threshold voltage of the thin film transistor can be prevented by employing a current driving system.

[0077] Although the present invention has been explained by the embodiments shown in the drawings described above, it should be understood to the ordinary skilled person in the art that the invention is not limited to the embodiments, but rather that various changes or modifications thereof are possible without departing from the spirit of the invention. Accordingly, the scope of the invention shall be determined only by the appended claims and their equivalents.